Circuit techniques for multi-bit parallel testing of 64 Mb DRAMs and beyond
- 2 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Through the use of a high-speed compression circuit that can compress data signals of low amplitude, high-speed 32-b parallel processing tests for 64 MDRAMs have been achieved. Through the use of a low-power dynamic-type differential amplifier, highly compressed 128-b parallel processing tests have been made possible. By including appropriate test circuits based on independent concepts corresponding to the testing of the peripheral circuits and that of the memory cell, the testing function of 64 MDRAMs has become practical. Design features and characteristics of the 64 MDRAM are summarized.<>Keywords
This publication has 3 references indexed in Scilit:
- A 33ns 64Mb DRAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991
- A 45ns 64Mb DRAM With A Merged Match-line Test ArchitecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991
- A 40ns 64Mb DRAM With Current-sensing Data-bus AmplifierPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991