Interlock Collapsing ALU For Increased Instruction-level Parallelism

This publication has 9 references indexed in Scilit:

• Architectural effects on dual instruction issue with interlock collapsing ALUs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Interlock collapsing ALU's
  IEEE Transactions on Computers, 1993
• On the attributes of the SCISM organization
  ACM SIGARCH Computer Architecture News, 1992
• Instruction-level parallelism from execution interlock collapsing
  ACM SIGARCH Computer Architecture News, 1992
• Recursive equations for hardwired binary adders
  International Journal of Electronics, 1989
• Implementing precise interrupts in pipelined processors
  IEEE Transactions on Computers, 1988
• A comparison between adders with new defined carries and traditional schemes for addition
  International Journal of Electronics, 1988
• The WM computer architecture
  ACM SIGARCH Computer Architecture News, 1988
• An Instruction Issuing Approach to Enhancing Performance in Multiple Functional Unit Processors
  IEEE Transactions on Computers, 1986