Design for test of Mbit DRAMs
- 13 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 316-321
- https://doi.org/10.1109/test.1989.82314
Abstract
The authors describe a novel design for test of DRAMs (dynamic random-access memories) which speeds up testing during wafer sort and final test, even after repair by redundant bit lines. This concept is based on internal parallel and marginal tests initiated by a JEDEC (Joint Electron Device Engineering Council) conformance standard. Test sequences of 1-Mb and 4-Mb DRAMs were analyzed to determine the applicability and utility of the proposed test methods. Total test time savings range between 50% and 75%, depending on the memory size. The additional chip size is <1% of the total chip area.Keywords
This publication has 4 references indexed in Scilit:
- Parallel testing of parametric faults in a three-dimensional dynamic random-access memoryIEEE Journal of Solid-State Circuits, 1988
- A 16mb Dram with an Open Bit-Line ArchitecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1988
- A 1-Mbit CMOS dynamic RAM with design-for test functionsIEEE Journal of Solid-State Circuits, 1986
- A reliable 1-Mbit DRAM with a multi-bit-test modeIEEE Journal of Solid-State Circuits, 1985