Parallel testing of parametric faults in a three-dimensional dynamic random-access memory
- 1 January 1988
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 23 (4) , 933-941
- https://doi.org/10.1109/4.344
Abstract
No abstract availableKeywords
This publication has 9 references indexed in Scilit:
- An efficient built-in self testing for random-access memoryIEEE Transactions on Industrial Electronics, 1989
- A substrate-plate trench-capacitor (SPT) memory cell for dynamic RAM'sIEEE Journal of Solid-State Circuits, 1986
- A 1-Mbit CMOS dynamic RAM with design-for test functionsIEEE Journal of Solid-State Circuits, 1986
- A 4-Mbit DRAM with trench-transistor cellIEEE Journal of Solid-State Circuits, 1986
- Physical Limits of VLSI dRAM'sIEEE Journal of Solid-State Circuits, 1985
- Functional Testing of Semiconductor Random Access MemoriesACM Computing Surveys, 1983
- A 5 V-only 64K dynamic RAM based on high S/N designIEEE Journal of Solid-State Circuits, 1980
- An integrated test concept for switched-capacitor dynamic MOS RAM'sIEEE Journal of Solid-State Circuits, 1977
- Diagnosis & Reliable Design of Digital SystemsPublished by Springer Nature ,1976