The impact of intra-die device parameter variations on path delays and on the design for yield of low voltage digital circuits

This publication has 5 references indexed in Scilit:

• A scaling scheme for interconnect in deep-submicron processes
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Intra-die device parameter variations and their impact on digital CMOS gates at low supply voltages
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• CMOS scaling for high performance and low power-the next ten years
  Proceedings of the IEEE, 1995
• Experimental study of threshold voltage fluctuation due to statistical variation of channel dopant number in MOSFET's
  IEEE Transactions on Electron Devices, 1994
• Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas
  IEEE Journal of Solid-State Circuits, 1990