Intra-die device parameter variations and their impact on digital CMOS gates at low supply voltages
- 19 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Statistical intra-die variations of device parameters from a 0.5 /spl mu/m CMOS process are determined, finding good agreement with the (WL)/sup -1/2/ model. It is proven that channel doping variations are responsible. Additionally, systematic proximity-induced parameter deviations due to different field oxide surroundings are found. The resulting variations of inverter delays for different supply voltages and gate areas are determined.Keywords
This publication has 5 references indexed in Scilit:
- CMOS scaling for high performance and low power-the next ten yearsProceedings of the IEEE, 1995
- Experimental study of threshold voltage fluctuation due to statistical variation of channel dopant number in MOSFET'sIEEE Transactions on Electron Devices, 1994
- Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulasIEEE Journal of Solid-State Circuits, 1990
- Matching properties of MOS transistorsIEEE Journal of Solid-State Circuits, 1989
- Characterisation and modeling of mismatch in MOS transistors for precision analog designIEEE Journal of Solid-State Circuits, 1986