Buffer block planning for interconnect-driven floorplanning

This publication has 16 references indexed in Scilit:

• Buffer block planning for interconnect-driven floorplanning
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• An interconnect-centric design flow for nanometer technologies
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Rectangle-packing-based module placement
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Interconnect delay estimation models for synthesis and design planning
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1999
• Global wires: harmful?
  Published by Association for Computing Machinery (ACM) ,1998
• Closed form solution to simultaneous buffer insertion/sizing and wire sizing
  Published by Association for Computing Machinery (ACM) ,1997
• Delay bounded buffered tree construction for timing driven floorplanning
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1997
• Interconnect design for deep submicron ICs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1997
• Hierarchical placement and floorplanning in BEAR
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
• Graphs in floor-plan design
  International Journal of Circuit Theory and Applications, 1988