An interconnect-centric design flow for nanometer technologies

This publication has 7 references indexed in Scilit:

• Optimal Wire-sizing Function With Fringing Capacitance Consideration
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• Interconnect estimation and planning for deep submicron designs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Interconnect delay estimation models for synthesis and design planning
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1999
• Analysis and justification of a simple, practical 2 1/2-D capacitance extraction methodology
  Published by Association for Computing Machinery (ACM) ,1997
• Interconnect design for deep submicron ICs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1997
• Global interconnect sizing and spacing with consideration of coupling capacitance
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1997
• Performance optimization of VLSI interconnect layout
  Integration, 1996