Performance optimization of VLSI interconnect layout

This publication has 49 references indexed in Scilit:

• Optimal wiresizing under Elmore delay model
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1995
• Modeling the "Effective capacitance" for the RC interconnect of CMOS gates
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994
• A simplified synthesis of transmission lines with a tree structure
  Analog Integrated Circuits and Signal Processing, 1994
• An exact solution to the transistor sizing problem for CMOS circuits using convex optimization
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
• Effective buffer insertion of clock tree for high-speed VLSI circuits
  Microelectronics Journal, 1992
• The rectilinear steiner arborescence problem
  Algorithmica, 1992
• A cell-based approach to performance optimization of fanout-free circuits
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
• Two probabilistic results on rectilinear steiner trees
  Algorithmica, 1988
• The 1-steiner tree problem
  Journal of Algorithms, 1987
• A note on two problems in connexion with graphs
  Numerische Mathematik, 1959