Effective buffer insertion of clock tree for high-speed VLSI circuits

This publication has 4 references indexed in Scilit:

• Optimum buffer circuits for driving long uniform lines
  IEEE Journal of Solid-State Circuits, 1991
• Design and analysis of a hierarchical clock distribution system for synchronous standard cell/macrocell VLSI
  IEEE Journal of Solid-State Circuits, 1986
• Optimal interconnection circuits for VLSI
  IEEE Transactions on Electron Devices, 1985
• Asynchronous and Clocked Control Structures for VSLI Based Interconnection Networks
  IEEE Transactions on Computers, 1983