Interconnect estimation and planning for deep submicron designs

This publication has 10 references indexed in Scilit:

• Optimal wiresizing under the distributed Elmore delay model
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Interconnect delay estimation models for synthesis and design planning
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1999
• A stochastic wire-length distribution for gigascale integration (GSI). II. Applications to clock frequency, power dissipation, and chip size estimation
  IEEE Transactions on Electron Devices, 1998
• Is interconnect the weak link?
  IEEE Circuits and Devices Magazine, 1998
• The test of time. Clock-cycle estimation and test challenges for future microprocessors
  IEEE Circuits and Devices Magazine, 1998
• Planning for performance
  Published by Association for Computing Machinery (ACM) ,1998
• Analysis and justification of a simple, practical 2 1/2-D capacitance extraction methodology
  Published by Association for Computing Machinery (ACM) ,1997
• Interconnect design for deep submicron ICs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1997
• Global interconnect sizing and spacing with consideration of coupling capacitance
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1997
• The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers
  Journal of Applied Physics, 1948