Global interconnect sizing and spacing with consideration of coupling capacitance
- 1 January 1997
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
The paper presents an efficient approach to perform global interconnect sizing and spacing (GISS) for multiple nets to minimize interconnect delays with consideration of coupling capacitance, in addition to area and fringing capacitances. We introduce the formulation of symmetric and asymmetric wire sizing and spacing. We prove two important results on the symmetric and asymmetric effective fringing properties which lead to a very effective bound computation algorithm to compute the upper and lower bounds of the optimal wire sizing and spacing solution for all nets under consideration. Our experiments show that in most cases the upper and lower bounds meet quickly after a few iterations and we actually obtain the optimal solution. To our knowledge, this is the first in depth study of global wire sizing and spacing for multiple nets with consideration of coupling capacitance. Experimental results show that our GISS solutions lead to substantially better delay reduction than existing single net wire sizing solutions without consideration of coupling capacitance.Keywords
This publication has 13 references indexed in Scilit:
- Optimal wire-sizing formula under the Elmore delay modelPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Fast performance-driven optimization for buffered clock trees based on Lagrangian relaxationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Simultaneous buffer and wire sizing for performance and power optimizationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An efficient approach to simultaneous transistor and interconnect sizingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Simultaneous routing and buffer insertion for high performance interconnectPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A sensitivity-based wiresizing approach to interconnect optimization of lossy transmission line topologiesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Analysis and justification of a simple, practical 2 1/2-D capacitance extraction methodologyPublished by Association for Computing Machinery (ACM) ,1997
- Global interconnect sizing and spacing with consideration of coupling capacitancePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1997
- Optimal wiresizing for interconnects with multiple sourcesACM Transactions on Design Automation of Electronic Systems, 1996
- Shaping a distributed-RC line to minimize Elmore delayIEEE Transactions on Circuits and Systems I: Regular Papers, 1995