An efficient approach to simultaneous transistor and interconnect sizing

This publication has 20 references indexed in Scilit:

• A 12.7 Mchip/s all-digital BPSK direct sequence spread-spectrum IF transceiver in 1.2 μm CMOS
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Performance driven routing with multiple sources
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Optimal wire sizing and buffer insertion for low power and a generalized delay model
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A sequential quadratic programming approach to concurrent gate and wire sizing
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Optimal wiresizing under Elmore delay model
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1995
• RC interconnect optimization under the Elmore delay model
  Published by Association for Computing Machinery (ACM) ,1994
• An exact solution to the transistor sizing problem for CMOS circuits using convex optimization
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
• Performance-driven interconnect design based on distributed RC delay model
  Published by Association for Computing Machinery (ACM) ,1993
• CMOS Circuit Speed and Buffer Optimization
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
• Geometric Programming: Methods, Computations and Applications
  SIAM Review, 1980