Simultaneous buffer and wire sizing for performance and power optimization

This publication has 14 references indexed in Scilit:

• A 12.7 Mchip/s all-digital BPSK direct sequence spread-spectrum IF transceiver in 1.2 μm CMOS
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Critical net routing
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Buffer placement in distributed RC-tree networks for minimal Elmore delay
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Optimal wiresizing for interconnects with multiple sources
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Optimal wire sizing and buffer insertion for low power and a generalized delay model
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Simultaneous Gate and Interconnect Sizing for Circuit-Level Delay Optimization
  Proceedings of the 39th conference on Design automation - DAC '02, 1995
• Simultaneous driver and wire sizing for performance and power optimization
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1994
• RC interconnect optimization under the Elmore delay model
  Published by Association for Computing Machinery (ACM) ,1994
• Performance-driven interconnect design based on distributed RC delay model
  Published by Association for Computing Machinery (ACM) ,1993
• The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers
  Journal of Applied Physics, 1948