Simultaneous Gate and Interconnect Sizing for Circuit-Level Delay Optimization

This publication has 19 references indexed in Scilit:

• Optimal sizing of high-speed clock networks based on distributed RC and lossy transmission line models
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Fidelity and near-optimality of Elmore-based routing constructions
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Modeling the "Effective capacitance" for the RC interconnect of CMOS gates
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994
• A gate-delay model for high-speed CMOS circuits
  Published by Association for Computing Machinery (ACM) ,1994
• An exact solution to the transistor sizing problem for CMOS circuits using convex optimization
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
• RICE
  Published by Association for Computing Machinery (ACM) ,1991
• Asymptotic waveform evaluation for timing analysis
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
• A Switch-Level Timing Verifier for Digital MOS VLSI
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
• Signal Delay in RC Tree Networks
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1983
• An Algorithm for Least-Squares Estimation of Nonlinear Parameters
  Journal of the Society for Industrial and Applied Mathematics, 1963