A 0.55 V 60 dB-DR Fourth-Order Analog Baseband Filter
- 28 August 2009
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 44 (9) , 2525-2534
- https://doi.org/10.1109/jssc.2009.2024801
Abstract
A 0.55 V supply voltage fourth-order low-pass continuous-time filter is presented. The low-voltage operating point is achieved by an improved bias circuit that uses different opamp input and output common-mode voltages. The fourth-order filter architecture is composed by two active- Gm-RC biquadratic cells, which use a single opamp per-cell with a unity-gain-bandwidth comparable to the filter cut-off frequency. The - 3 dB filter frequency is 12 MHz and this is higher than any other low-voltage continuous-time filter cut-off frequency. The -3 dB frequency can be adjusted by means of a digitally-controlled capacitance array. In a standard 0.13 mum CMOS technology with VTHN ap 0.25 V and VTHP ap 0.3 V, the filter operates with a supply voltage as low as 0.55 V. The filter (total area=0.47 mm2) consumes 3.4 mW. A 8 dBm-in-band IIP3 and a 13.3 dBm-out-of-band IIP3 demonstrate the validity of the proposal.Keywords
This publication has 18 references indexed in Scilit:
- A Single-Chip Dual-Band CDMA2000 Transceiver in 0.13 $\mu{\hbox{m}}$ CMOSIEEE Journal of Solid-State Circuits, 2007
- An 802.11a/b/g RF Transceiver in an SoCPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- A 4th-Order Active-$G_m$-RC Reconfigurable (UMTS/WLAN) FilterIEEE Journal of Solid-State Circuits, 2006
- An interference-robust receiver for ultra-wideband radio in SiGe BiCMOS technologyIEEE Journal of Solid-State Circuits, 2005
- Design procedure for two-stage CMOS operational amplifiers employing current bufferIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2005
- Effectiveness and scaling trends of leakage control techniques for sub-130 nm CMOS technologiesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Anti-blocker design techniques for MOSFET-C filters for direct conversion receiversIEEE Journal of Solid-State Circuits, 2002
- A 2.7-V CMOS dual-mode baseband filter for PDC and WCDMAIEEE Journal of Solid-State Circuits, 2001
- Low-voltage analog circuit design based on biased inverting opamp configurationIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2000
- A low-voltage, low-power CMOS fifth-order elliptic GM-C filter for baseband mobile, wireless communicationIEEE Transactions on Circuits and Systems for Video Technology, 1997