Effectiveness and scaling trends of leakage control techniques for sub-130 nm CMOS technologies
- 22 December 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 122-127
- https://doi.org/10.1109/lpe.2003.1231847
Abstract
No abstract availableKeywords
This publication has 13 references indexed in Scilit:
- A gate-level leakage power reduction method for ultra-low-power CMOS circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Intrinsic leakage in low power deep submicron CMOS ICsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- CMOS design challenges to power wallPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Design of High-Performance Microprocessor CircuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2000
- Models and algorithms for bounds on leakage in CMOS circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1999
- Low-power CMOS design through VTH control and low-swing circuitsPublished by Association for Computing Machinery (ACM) ,1997
- Power dissipation analysis and optimization of deep submicron CMOS digital circuitsIEEE Journal of Solid-State Circuits, 1996
- Low Power Digital CMOS DesignPublished by Springer Nature ,1995
- Low-power CMOS digital designIEEE Journal of Solid-State Circuits, 1992
- BSIM: Berkeley short-channel IGFET model for MOS transistorsIEEE Journal of Solid-State Circuits, 1987