Models and algorithms for bounds on leakage in CMOS circuits

This publication has 9 references indexed in Scilit:

• Self-adjusting threshold-voltage scheme (SATS) for low-voltage high-speed operation
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A gate-level leakage power reduction method for ultra-low-power CMOS circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Intrinsic leakage in low power deep submicron CMOS ICs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A simulation-based method for estimating defect-free I/sub DDQ/
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A 1-V high-speed MTCMOS circuit scheme for power-down application circuits
  IEEE Journal of Solid-State Circuits, 1997
• Parametric expression of subthreshold slope using threshold voltage parameters for MOSFET statistical modeling
  IEEE Transactions on Electron Devices, 1996
• Power dissipation analysis and optimization of deep submicron CMOS digital circuits
  IEEE Journal of Solid-State Circuits, 1996
• Subthreshold current reduction for decoded-driver by self-reverse biasing (DRAMs)
  IEEE Journal of Solid-State Circuits, 1993
• BSIM: Berkeley short-channel IGFET model for MOS transistors
  IEEE Journal of Solid-State Circuits, 1987