Resource allocation and code generation for pointer based pipelined DSP multiprocessors
- 4 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 2685-2688 vol.4
- https://doi.org/10.1109/iscas.1990.112562
Abstract
A multiprocessor compiler that automatically produces efficient code for synchronous multiprocessors based on digital signal processing (DSP) chips is presented. A code-scheduling technique that is based on an extended list scheduler with partial backtracking is developed. Resource allocations are performed along with the backtracking code scheduling for best results. The scheduler is suboptimal, and relies on several heuristics. The scheduler is shown to be quite efficient in generating codes for many DSP algorithms and for several single-chip DSP processors.<>Keywords
This publication has 3 references indexed in Scilit:
- A WE-DSP32 based, low-cost, high-performance, synchronous multiprocessor for cyclo-static implementationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Systematic design and programming of signal processors, using project management techniquesIEEE Transactions on Acoustics, Speech, and Signal Processing, 1983
- Complexity of Scheduling under Precedence ConstraintsOperations Research, 1978