Analysis of temporal-based program behavior for improved instruction cache performance
- 1 January 1999
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. 48 (2) , 168-175
- https://doi.org/10.1109/12.752658
Abstract
No abstract availableKeywords
This publication has 13 references indexed in Scilit:
- Code reorganization for instruction cachesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Temporal-based procedure reordering for improved instruction cache performancePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Procedure placement using temporal ordering informationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Efficient procedure mapping using cache line coloringACM SIGPLAN Notices, 1997
- An inter-reference gap model for temporal locality in program behaviorPublished by Association for Computing Machinery (ACM) ,1995
- Predicting program behavior using real or estimated profilesPublished by Association for Computing Machinery (ACM) ,1991
- Profile guided code positioningPublished by Association for Computing Machinery (ACM) ,1990
- Evaluating associativity in CPU cachesIEEE Transactions on Computers, 1989
- Program optimization for instruction cachesPublished by Association for Computing Machinery (ACM) ,1989
- Register allocation & spilling via graph coloringPublished by Association for Computing Machinery (ACM) ,1982