Combining Decision Diagrams and SAT Procedures for Efficient Symbolic Model Checking

This publication has 16 references indexed in Scilit:

• Symbolic model checking: 1020 States and beyond
  Published by Elsevier ,2004
• Binary decision diagrams and beyond: enabling technologies for formal verification
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Symbolic Reachability Analysis Based on SAT-Solvers
  Published by Springer Nature ,2000
• Symbolic Model Checking without BDDs
  Published by Springer Nature ,1999
• Verifying Safety Properties of a PowerPC− Microprocessor Using Symbolic Model Checking without BDDs
  Published by Springer Nature ,1999
• NuSMV: A New Symbolic Model Verifier
  Lecture Notes in Computer Science, 1999
• Boolean expression diagrams
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1997
• Symbolic model checking for sequential circuit verification
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994
• Graph-Based Algorithms for Boolean Function Manipulation
  IEEE Transactions on Computers, 1986
• Automatic verification of finite-state concurrent systems using temporal logic specifications
  ACM Transactions on Programming Languages and Systems, 1986