Boolean expression diagrams
- 1 January 1997
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 18 references indexed in Scilit:
- Verification of large synthesized designsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- HANNIBAL: An efficient tool for logic verification based on recursive learningPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Breadth-first manipulation of very large binary-decision diagramsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Dynamic variable ordering for ordered binary decision diagramsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Extended BDD's: trading off canonicity for structure in verification algorithmsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- On variable ordering of binary decision diagrams for the application of multi-level logic synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Verification of Arithmetic Circuits with Binary Moment DiagramsProceedings of the 39th conference on Design automation - DAC '02, 1995
- Efficient representation and manipulation of switching functions based on ordered Kronecker functional decision diagramsPublished by Association for Computing Machinery (ACM) ,1994
- Spectral transforms for large boolean functions with applications to technology mappingPublished by Association for Computing Machinery (ACM) ,1993
- On the complexity of branching programs and decision trees for clique functionsJournal of the ACM, 1988