Verification of large synthesized designs

This publication has 12 references indexed in Scilit:

• Combinational profiles of sequential benchmark circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Logic verification using binary decision diagrams in a logic synthesis environment
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Evaluation and improvement of Boolean comparison method based on binary decision diagrams
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• BDDMAP: a technology mapper based on a new covering algorithm
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Extended BDD's: trading off canonicity for structure in verification algorithms
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Speed up of test generation using high-level primitives
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A small test generator for large designs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1992
• The transduction method-design of logic networks based on permissible functions
  IEEE Transactions on Computers, 1989
• Graph-Based Algorithms for Boolean Function Manipulation
  IEEE Transactions on Computers, 1986
• An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits
  IEEE Transactions on Computers, 1981