A pipelined A/D conversion technique with near-inherent monotonicity
- 1 July 1995
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
- Vol. 42 (7) , 500-502
- https://doi.org/10.1109/82.401178
Abstract
No abstract availableKeywords
This publication has 5 references indexed in Scilit:
- A mismatch independent DNL-pipelined analog to digital converterPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A CMOS 13-b cyclic RSD A/D converterIEEE Journal of Solid-State Circuits, 1992
- A 13-b 2.5-MHz self-calibrated pipelined A/D converter in 3- mu m CMOSIEEE Journal of Solid-State Circuits, 1991
- A 12-bit 1-Msample/s capacitor error-averaging pipelined A/D converterIEEE Journal of Solid-State Circuits, 1988
- A pipelined 5-Msample/s 9-bit analog-to-digital converterIEEE Journal of Solid-State Circuits, 1987