High Performance Polycrystalline Silicon Thin Film Devices
- 1 January 1985
- journal article
- Published by Springer Nature in MRS Proceedings
Abstract
The goal of this work was to produce a fabrication process for high performance polycrystalline silicon thin film MOS devices. We have fabricated p-channel devices with mobilities of 35 cm2/V-sec and n-channel devices with mobilities of 50 cm2/V-sec by tailoring the process for depositon of the channel layer, by gate oxidation of the channel at high temperature, and by use of plasma hydrogenation. Under optimal conditions deduced from the study, device threshold voltages are close to zero. Leakage currents in the off-state are less than 0.1 pA/µm of channel length. Fabrication of the devices requires four mask levels and employs standard process steps. Therefore, polycrystalline silicon devices are attractive candidates for a variety of electronics applications, including thin film logic over large area.Keywords
This publication has 9 references indexed in Scilit:
- Silicon self-interstitial supersaturation during phosphorus diffusionApplied Physics Letters, 1983
- p-Channel MOSFET's in LPCVD PolySiliconIEEE Electron Device Letters, 1983
- High quality polysilicon by amorphous low pressure chemical vapor depositionApplied Physics Letters, 1983
- Characterization of Polycrystalline Silicon MOS Transistors and Its Film Properties. IJapanese Journal of Applied Physics, 1982
- Oxidation‐Induced Point Defects in SiliconJournal of the Electrochemical Society, 1982
- Hydrogenation of transistors fabricated in polycrystalline-silicon filmsIEEE Electron Device Letters, 1980
- Grain Growth Mechanism of Heavily Phosphorus‐Implanted Polycrystalline SiliconJournal of the Electrochemical Society, 1978
- The electrical properties of polycrystalline silicon filmsJournal of Applied Physics, 1975
- Field-effects in polycrystalline-silicon filmsSolid-State Electronics, 1972