SPICE modelling of impact ionisation effects in silicon bipolar transistors
- 1 January 1996
- journal article
- Published by Institution of Engineering and Technology (IET) in IEE Proceedings - Circuits, Devices and Systems
- Vol. 143 (1) , 33-40
- https://doi.org/10.1049/ip-cds:19960144
Abstract
A nonlocal, energy based impact ionisation model for bipolar transistors is implemented into a general purpose circuit simulator. With respect to conventional, either empirical or electric field based, models, the proposed approach enables a more physical and accurate description of impact ionisation effects in modern, high speed bipolar transistors, where non-negligible nonstationary transport effects take place as a consequence of the strong spatial variations in the electric field at the base–collector junction. The conventional base resistance model is also modified, to take into account the base resistance dependence on bias in the presence of an impact ionisation induced reverse base current. Neglecting the influence of the reverse base current on the base resistance can result in an underestimation of the degradation of both DC and switching performance of bipolar transistors due to impact ionisation. The implemented models are validated by comparison with experimental results obtained from devices of two different technologies.Keywords
This publication has 8 references indexed in Scilit:
- Extraction of DC base parasitic resistance of bipolar transistors based on impact-ionization-induced base current reversalIEEE Electron Device Letters, 1993
- Extension of impact-ionization multiplication coefficient measurements to high electric fields in advanced Si BJT'sIEEE Electron Device Letters, 1993
- Explicit analytical expressions for intrinsic base resistance and cutoff frequency of bipolar transistors biased at high injectionSolid-State Electronics, 1991
- Experimental determination of the internal base sheet resistance of bipolar transistors under forward-bias conditionsSolid-State Electronics, 1991
- Impact ionization in silicon: A review and updateSolid-State Electronics, 1990
- An avalanche multiplication model for bipolar transistorsSolid-State Electronics, 1990
- Bipolar transistor design for optimized power-delay logic circuitsIEEE Journal of Solid-State Circuits, 1979
- Der einfluss des basisbahnwiderstandes und der ladungsträgermultiplikation auf das ausgangskennlinienfeld von planartransistorenSolid-State Electronics, 1972