Reliability performance of ETOX based flash memories
- 6 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
The reliability performance of a 64 K flash memory based on a single-transistor, floating-gate memory cell is considered. The reliability performance of these memories, before program/erase cycling, matches that of UV EPROMs. Cycling generally does not introduce defect-related failures common to some EEPROMs. However, it may aggravate two intrinsic instabilities found in the UV EPROM (intrinsic charge loss and the DC program disturb mechanism). Experience shows that these are related effects caused by injection of holes during the erase step of the cycle. High source-to-substrate electric fields, during erase, generate these holes. Channel hot electron injection, for programming, plays no significant role in the observed degradation. These cycling effects can be addressed through incorporation of additional margin into the flash cell. Through such cell optimization, the reliability of these memories is made equivalent to that of conventional UV EPROMs, even after hundreds of program/erase cycles.Keywords
This publication has 3 references indexed in Scilit:
- A 128 K flash EEPROM using double-polysilicon technologyIEEE Journal of Solid-State Circuits, 1987
- New EPROM Data-Loss Mechanisms8th Reliability Physics Symposium, 1983
- Reliability Aspects of a Floating Gate E2 PROM8th Reliability Physics Symposium, 1981