A Compact Rijndael Hardware Architecture with S-Box Optimization

This publication has 8 references indexed in Scilit:

• Design methodology for a one-shot Reed-Solomon encoder and decoder
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Two Methods of Rijndael Implementation in Reconfigurable Hardware
  Published by Springer Nature ,2001
• High Performance Single-Chip FPGA Rijndael Algorithm Implementations
  Published by Springer Nature ,2001
• Architectural Optimization for a 1.82Gbits/sec VLSI Implementation of the AES Rijndael Algorithm
  Published by Springer Nature ,2001
• Efficient Rijndael Encryption Implementation with Composite Field Arithmetic
  Published by Springer Nature ,2001
• On efficient inversion in tower fields of characteristic two
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1997
• Efficient algorithms for elliptic curve cryptosystems
  Published by Springer Nature ,1997
• A new architecture for a parallel finite field multiplier with low complexity based on composite fields
  IEEE Transactions on Computers, 1996