Perturb And Simplify: Multi-level Boolean Network Optimizer

This publication has 9 references indexed in Scilit:

• Advanced automatic test pattern generation and redundancy identification techniques
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Sequential logic optimization by redundancy addition and removal
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Multi-level logic optimization by redundancy addition and removal
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Layout driven logic synthesis for FPGAs
  Published by Association for Computing Machinery (ACM) ,1994
• Optimization of combinational logic circuits based on compatible gates
  Published by Association for Computing Machinery (ACM) ,1993
• Global flow optimization in automatic logic design
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
• The transduction method-design of logic networks based on permissible functions
  IEEE Transactions on Computers, 1989
• Multi-level logic minimization using implicit don't cares
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
• MIS: A Multiple-Level Logic Optimization System
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987