Sequential logic optimization by redundancy addition and removal
- 30 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
This paper presents a method of multi-level logic optimization for combinational and synchronous sequential logic. The circuits are optimized through iterative addition and removal of redundancies. Among the large number of possible connections that can be added, the proposed method can efficiently identify those connections that would create more redundancies and, thus, would result in a smaller network. This is done with the use of combinational and sequential ATPG techniques based up the concept of mandatory assignments. Experiments on ISCAS-85 combinational benchmark circuits show that best results are obtained for most of them. For sequential circuits, experimental results on MCNC FSM benchmarks and ISCAS-89 sequential benchmark circuits show that a significant amount of area reduction can be achieved beyond combinational optimization and sequential redundancy removal. Author(s) Entrena, L. Univ. Politecnica de Madrid ETSII-DIE, Madrid, Spain Cheng, K.-T.Keywords
This publication has 8 references indexed in Scilit:
- Recursive Learning: An attractive alternative to the decision tree for test generation in digital ciPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Advanced automatic test pattern generation and redundancy identification techniquesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Redundancy identification and removal based on implicit state enumerationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Multi-level logic minimization across latch boundariesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- On removing redundancy in sequential circuitsPublished by Association for Computing Machinery (ACM) ,1991
- Retiming and resynthesis: optimizing sequential networks with combinational techniquesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
- MIS: A Multiple-Level Logic Optimization SystemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- A Nine-Valued Circuit Model for Test GenerationIEEE Transactions on Computers, 1976