Redundancy identification and removal based on implicit state enumeration

This publication has 15 references indexed in Scilit:

• Redundancies and don't cares in sequential logic synthesis
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• New ATPG techniques for logic optimization
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Test generation for highly sequential circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• The use of observability and external don't cares for the simplification of multi-level networks
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Implicit state enumeration of finite state machines using BDD's
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Don't care minimization of multi-level sequential logic networks
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• The transduction method-design of logic networks based on permissible functions
  IEEE Transactions on Computers, 1989
• Test generation for sequential circuits
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
• Graph-Based Algorithms for Boolean Function Manipulation
  IEEE Transactions on Computers, 1986
• A Nand Model ror Fault Diagnosis in Combinational Logic Networks
  IEEE Transactions on Computers, 1971