Design and synthesis of self-checking VLSI circuits and systems
- 10 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 578-581
- https://doi.org/10.1109/iccd.1991.139977
Abstract
No abstract availableKeywords
This publication has 12 references indexed in Scilit:
- Separable codes for detecting unidirectional errorsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- MUSTANG: state assignment of finite state machines targeting multilevel logic implementationsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- Test generation for sequential circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- MIS: A Multiple-Level Logic Optimization SystemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- On Separable Unordered CodesIEEE Transactions on Computers, 1984
- A Theory of Totally Self-Checking System DesignIEEE Transactions on Computers, 1983
- A New Design Method for m-Out-of-n TSC CheckersIEEE Transactions on Computers, 1983
- Strongly Fault Secure Logic NetworksIEEE Transactions on Computers, 1978
- Note on Self-Checking CheckersIEEE Transactions on Computers, 1974
- A note on error detection codes for asymmetric channelsInformation and Control, 1961