Accurate and efficient evaluation of circuit yield and yield gradients
- 4 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 8 references indexed in Scilit:
- Orthogonal array approach to gradient based yield optimizationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Computer Experiments for Quality Control by Parameter DesignJournal of Quality Technology, 1990
- Parametric yield optimization for MOS circuit blocksIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- A Methodology for Worst-Case Analysis of Integrated CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
- Algorithms and Software Tools for IC Yield Optimization Based on Fundamental Fabrication ParametersIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
- Statistical modeling for efficient parametric yield estimation of MOS VLSI circuitsIEEE Transactions on Electron Devices, 1985
- Design centering by yield predictionIEEE Transactions on Circuits and Systems, 1982
- Statistical design centering and tolerancing using parametric samplingIEEE Transactions on Circuits and Systems, 1981