Disposable polysilicon LDD spacer technology
- 1 January 1991
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electron Devices
- Vol. 38 (1) , 39-46
- https://doi.org/10.1109/16.65734
Abstract
No abstract availableThis publication has 7 references indexed in Scilit:
- The effect of implantation damage on arsenic/phosphorus codiffusionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Substrate bias dependent leakage in LDD MOSFETsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Poly-gate sidewall oxidation induced submicrometer MOSFET degradationIEEE Electron Device Letters, 1989
- LDD MOSFETs using disposable sidewall spacer technologyIEEE Electron Device Letters, 1988
- A versatile, high-performance, double-level-poly double-level-metal, 1.2-micron CMOS technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986
- An empirical model for device degradation due to hot-carrier injectionIEEE Electron Device Letters, 1983
- Fabrication of high-performance LDDFET's with Oxide sidewall-spacer technologyIEEE Transactions on Electron Devices, 1982