Control flow checking in pipelined RISC microprocessors: the Motorola MC88100 case study
- 4 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- Processor Monitoring Using Asynchronous Signatured Instruction StreamsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Control-flow checking using watchdog assists and extended-precision checksumsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Continuous signature monitoring: efficient concurrent-detection of processor control errorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Detection of control flow errors using signature and checking instructionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Concurrent error detection using watchdog processors-a surveyIEEE Transactions on Computers, 1988
- Reduced instruction set computer architectureProceedings of the IEEE, 1988
- Processor Control Flow Monitoring Using Signatured Instruction StreamsIEEE Transactions on Computers, 1987
- Reduced instruction set computersCommunications of the ACM, 1985