Simulated fault injection: a methodology to evaluate fault tolerant microprocessor architectures
- 1 January 1990
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Reliability
- Vol. 39 (4) , 486-491
- https://doi.org/10.1109/24.58726
Abstract
No abstract availableKeywords
This publication has 15 references indexed in Scilit:
- Understanding large system failures-a fault injection experimentPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Evaluation of error detection schemes using fault injection by heavy-ion radiationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Transient fault behavior in a microprocessor-A case studyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Impact of device level faults in a digital avionic processorPublished by American Institute of Aeronautics and Astronautics (AIAA) ,1988
- Measurement-Based Analysis of Error LatencyIEEE Transactions on Computers, 1987
- A Measurement-Based Model for Workload Dependence of CPU ErrorsIEEE Transactions on Computers, 1986
- Techniques of Microprocessor Testing and SEU-Rate PredictionIEEE Transactions on Nuclear Science, 1985
- Trends in Parts Susceptibility to Single Event Upset from Heavy IonsIEEE Transactions on Nuclear Science, 1985
- Collection of Charge on Junction Nodes from Ion TracksIEEE Transactions on Nuclear Science, 1982
- Alpha-particle-induced soft errors in dynamic memoriesIEEE Transactions on Electron Devices, 1979