Pin assignment for improved performance in standard cell design
- 4 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 339-342
- https://doi.org/10.1109/iccd.1990.130244
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- Delay and area optimization in standard-cell designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Experiments using automatic physical design techniques for optimizing circuit performancePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- MOSIZ: a two-step transistor sizing algorithm based on optimal timing assignment method for multi-stage complex gatesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1989
- PROMPT3-a cell-based transistor sizing program using heuristic and simulated annealing algorithmsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1989
- Transistor size optimization in the tailor layout systemPublished by Association for Computing Machinery (ACM) ,1989
- Optimization-based transistor sizingIEEE Journal of Solid-State Circuits, 1988
- Aesop: a tool for automated transistor sizingPublished by Association for Computing Machinery (ACM) ,1987
- Algorithms for Automatic Transistor Sizing in CMOS Digital CircuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- Timing Analysis of Computer HardwareIBM Journal of Research and Development, 1982
- Assignment and Matching Problems: Solution Methods with FORTRAN-ProgramsPublished by Springer Nature ,1980