Multiple-Valued Logic Charge-Coupled Devices
- 1 September 1981
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-30 (9) , 644-652
- https://doi.org/10.1109/tc.1981.1675862
Abstract
A new method to implement multiple-valued logic in large scale integrated circuits is introduced. The data are represented by discrete amounts of charge in a charge-coupled device. In this paper the design principles and realizations in four-valued logic of a minimum and maximum circuit, a complement circuit, a literal a successor, and an adder are presented. Also, the designs of a binary-to-quaternary converter and vice versa are discussed. Charge-coupled devices offer low-power consumption, high-packing density, and the possibility to perform MOST-IC compatible multiple-valued logic in any arbitrary radix.Keywords
This publication has 6 references indexed in Scilit:
- Multiple-Valued Logic Charge-Coupled DevicesIEEE Transactions on Computers, 1981
- A Design for Multiple-Valued Logic Gates Based on MESFET'sIEEE Transactions on Computers, 1979
- A new multilevel storage structure for high density CCD memoryIEEE Journal of Solid-State Circuits, 1978
- Multivalued Integrated Injection LogicIEEE Transactions on Computers, 1977
- Digital charge-coupled logic (DCCL)IEEE Journal of Solid-State Circuits, 1977
- Charge Coupled Semiconductor DevicesBell System Technical Journal, 1970