Reduced area multipliers
- 30 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- Superpipelined adder designsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- SPIM: a pipelined 64*64-bit iterative multiplierIEEE Journal of Solid-State Circuits, 1989
- Merged ArithmeticIEEE Transactions on Computers, 1980
- A Two's Complement Parallel Array Multiplication AlgorithmIEEE Transactions on Computers, 1973
- An Iterative Array for Multiplication of Signed Binary NumbersIEEE Transactions on Computers, 1971
- Fast MultipliersIEEE Transactions on Computers, 1970
- A Suggestion for a Fast MultiplierIEEE Transactions on Electronic Computers, 1964
- A SIGNED BINARY MULTIPLICATION TECHNIQUEThe Quarterly Journal of Mechanics and Applied Mathematics, 1951