Boolean decomposition in multilevel logic optimization
- 1 April 1989
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 24 (2) , 399-408
- https://doi.org/10.1109/4.18601
Abstract
Algorithms are presented for Boolean decomposition, which can be used to decompose a programmable logic array (PLA) into a set of smaller interconnected PLAs such that the overall area of the resulting logic network, deemed to be the sum of the areas of the constituent PLAs, is minimized. These algorithms can also be used to identify good Boolean factors which can be used as strong divisors during the logic optimization to reduce the literal counts/area of general multilevel logic networks. Excellent results have been obtained.Keywords
This publication has 11 references indexed in Scilit:
- Application of multiple-valued logic to a serial decomposition of PLAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- MIS: A Multiple-Level Logic Optimization SystemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Topological Optimization of Multiple-Level Array LogicIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Multiple-Valued Minimization for PLA OptimizationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Symbolic Design of Combinational and Sequential Logic Circuits Implemented by Two-Level Logic MacrosIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
- Synthesis and Optimization of Multilevel Logic under Timing ConstraintsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
- Optimal State Assignment for Finite State MachinesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- LSS: A system for production logic synthesisIBM Journal of Research and Development, 1984
- Logic Synthesis Through Local TransformationsIBM Journal of Research and Development, 1981
- A High Density Programmable Logic Array ChipIEEE Transactions on Computers, 1979