The systematic design of a motion estimation array architecture
- 9 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
There are already good systematic design methodologies for the design of regular architectures starting from some algorithm description of an application. However, since the solution space of these methods can be quite large, heuristics must be built in the CAD tool that supports these design methodologies. The authors present the manual design of a motion estimation application using a systematic design methodology. The heuristics used to obtain an efficient design are indicated clearly. These heuristics consider efficient I/O, small intermediate memory structures and high average load of the PEs. The heuristic rules are incorporated in the Cathedral-IV CAD tools for the design of regular architectures.<>Keywords
This publication has 8 references indexed in Scilit:
- Affine transformations for multi-dimensional signal processing on ASIC regular arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Extensions to linear mapping for regular arrays with complex processing elementsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A dedicated circuit for real time motion estimationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991
- Application-specific architectural methodologies for high-throughput digital signal and image processingIEEE Transactions on Acoustics, Speech, and Signal Processing, 1990
- Scheduling a system of nonsingular affine recurrence equations onto a processor arrayJournal of Signal Processing Systems, 1989
- The mapping of linear recurrence equations on regular arraysJournal of Signal Processing Systems, 1989
- Parameterizable VLSI architectures for the full-search block-matching algorithmIEEE Transactions on Circuits and Systems, 1989
- On supercomputing with systolic/wavefront array processorsProceedings of the IEEE, 1984