Package architecture design and optimization tool AUDiT: Version 4.2 for inhomogeneous systems

Abstract

AUDiT, a CAD (computer-aided-design) program for modeling single-board electronic systems, is described. Given user-specified inputs including the system's architectural hierarchy, the technologies used to implement chips, packages, and the board, and a list of critical paths. AUDiT provides extensive information about the resulting system. Systems can contain arbitrary inhomogeneous mixtures of chip and package types/technologies. Several analysis tools are provided to allow the user to explore parameter and architectural changes, with an interface built around X Windows to promote ease of use. For the advanced user, AUDiT provides configuration files, which allow modification of the computational models and addition of user models.

Keywords

This publication has 12 references indexed in Scilit:

Delay analysis for BiCMOS drivers
Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
Accurate analytical delay expressions for ECL and CML circuits and their applications to optimizing high-speed bipolar circuits
IEEE Journal of Solid-State Circuits, 1990
The IBM RISC System/6000 processor: Hardware overview
IBM Journal of Research and Development, 1990
Analysis and characterization of BiCMOS for high-speed digital logic
IEEE Journal of Solid-State Circuits, 1988
Wirability-designing wiring space for chips and chip packages
IEEE Design & Test of Computers, 1984
Properties of interconnection on silicon, sapphire, and semi-insulating gallium arsenide substrates
IEEE Transactions on Electron Devices, 1982
Connectivity of Random Logic
IEEE Transactions on Computers, 1982
Transmission-Line Properties of a Strip on a Dielectric Sheet on a Plane
IEEE Transactions on Microwave Theory and Techniques, 1977
On a Pin Versus Block Relationship For Partitions of Logic Graphs
IEEE Transactions on Computers, 1971
Microstrip Lines for Microwave Integrated Circuits
Bell System Technical Journal, 1969