Multiple-junction surface tunnel transistors for multiple-valued logic circuits
- 22 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Multiple-junction surface tunnel transistors (MJ-STTs), in which gate-controlled multiple p/sup -//n/sup -/ tunnel-junctions are connected in series between the source and drain, are proposed for application as multiple-valued logic circuits. The transistor operation with four negative-differential-resistance characteristics is confirmed by fabricating a GaAs-based four-tunnel-junction MJ-STT. In addition, to demonstrate the increased functionality of these MJ-STTs, a tri-stable circuit is constructed with an MJ-STT and a load resistor connected in series. Three output voltages (states) are controlled by a reset pulse and successive input pulses applied to the gate of the MJ-STT, confirming the success of the tri-stable operation.Keywords
This publication has 7 references indexed in Scilit:
- A novel multiple-valued logic gate using resonant tunneling devicesIEEE Electron Device Letters, 1996
- Monolithic integration of resonant tunneling diodes and FET's for monostable-bistable transition logic elements (MOBILE's)IEEE Electron Device Letters, 1995
- First Observation of Negative Differential Resistance in Surface Tunnel TransistorsJapanese Journal of Applied Physics, 1994
- Proposal for Surface Tunnel TransistorsJapanese Journal of Applied Physics, 1992
- Gated resonant tunnelling devicesElectronics Letters, 1991
- Quantum-well resonant tunneling bipolar transistor operating at room temperatureIEEE Electron Device Letters, 1986
- New Phenomenon in Narrow GermaniumJunctionsPhysical Review B, 1958