A novel multiple-valued logic gate using resonant tunneling devices
- 1 May 1996
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Electron Device Letters
- Vol. 17 (5) , 223-225
- https://doi.org/10.1109/55.491836
Abstract
We demonstrate a novel multiple-valued logic (MVL) gate using series-connected resonant tunneling devices. Logic operation is based on the control of the switching sequence of these devices through the modulation of their peak currents by the input signal. We obtain the literal function, one of fundamental MVL functions, by integrating three InGaAs-based resonant-tunneling diodes with two HEMT's on an InP substrate. The gate configuration is greatly simplified compared with a conventional literal gate employing CMOS circuits.Keywords
This publication has 10 references indexed in Scilit:
- Multiple-valued logic computation circuits using micro- and nanoelectronic devicesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Resonant tunneling transistor and its application to multiple-valued logic circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- InP-based high-performance monostable-bistable transition logic elements (MOBILEs) using integrated multiple-input resonant-tunneling devicesIEEE Electron Device Letters, 1996
- Current-mode CMOS multiple-valued logic circuitsIEEE Journal of Solid-State Circuits, 1994
- A New Resonant Tunneling Logic Gate Employing Monostable-Bistable TransitionJapanese Journal of Applied Physics, 1993
- Beyond-binary circuits for signal processingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1993
- Nine-state resonant tunneling diode memoryIEEE Electron Device Letters, 1992
- Multivalued SRAM cell using resonant tunneling diodesIEEE Journal of Solid-State Circuits, 1992
- Gated resonant tunnelling devicesElectronics Letters, 1991
- Resonant tunneling devices with multiple negative differential resistance and demonstration of a three-state memory cell for multiple-valued logic applicationsIEEE Electron Device Letters, 1987