A 1.6 GB/s data-transfer-rate 8 Mb embedded DRAM

This publication has 4 references indexed in Scilit:

• A 32-bank 256 Mb DRAM with cache and TAG
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A concurrent operating CDRAM for low cost multi-media
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1993
• Breaking the frame-buffer bottleneck with logic-enhanced memories
  IEEE Computer Graphics and Applications, 1992
• A 72 K CMOS channellers gate array with embedded 1 Mbit dynamic RAM
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1988