Integration challenges in sub-0.25 μm CMOS-based technologies
- 1 December 2000
- journal article
- Published by Elsevier in Microelectronics Journal
- Vol. 31 (11-12) , 861-871
- https://doi.org/10.1016/s0026-2692(00)00084-7
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- Feasibility of printing 0.1-μm technology with optical lithographyPublished by SPIE-Intl Soc Optical Eng ,1999
- Challenge to sub-0.1-μm pattern fabrication using an alternating phase-shifting mask in ArF lithographyPublished by SPIE-Intl Soc Optical Eng ,1999
- Design, reticle, and wafer OPC manufacturability for the 0.18-μm lithography generationPublished by SPIE-Intl Soc Optical Eng ,1999
- Optimization of substrate reflectivity, resist thickness, and resist absorption for CD control and resolutionPublished by SPIE-Intl Soc Optical Eng ,1999
- Optical extension at the 193-nm wavelengthPublished by SPIE-Intl Soc Optical Eng ,1999
- Effect of implantation oxide on the Ti- and Co-silicidation of narrow diffusion and poly-linesThin Solid Films, 1998
- Making silicon nitride film a viable gate dielectricIEEE Transactions on Electron Devices, 1998
- DRAM technology perspective for gigabit eraIEEE Transactions on Electron Devices, 1998
- New Ti-SALICIDE process using Sb and Ge preamorphization for sub-0.2 μm CMOS technologyIEEE Transactions on Electron Devices, 1998
- Copper Integration In Self Aligned Dual Damascene ArchitecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1997