Worst-case execution-time analysis for embedded real-time systems
- 1 August 2003
- journal article
- Published by Springer Nature in International Journal on Software Tools for Technology Transfer
- Vol. 4 (4) , 437-455
- https://doi.org/10.1007/s100090100054
Abstract
No abstract availableKeywords
This publication has 43 references indexed in Scilit:
- Bounding pipeline and instruction cache performanceIEEE Transactions on Computers, 1999
- Analysis of cache-related preemption delay in fixed-priority preemptive schedulingIEEE Transactions on Computers, 1998
- Automatic accurate time-bound analysis for high-level languagesPublished by Springer Nature ,1998
- Integrating path and timing analysis using instruction-level simulation techniquesPublished by Springer Nature ,1998
- The model checker SPINIEEE Transactions on Software Engineering, 1997
- Abstract interpretationACM Computing Surveys, 1996
- An accurate worst case timing analysis for RISC processorsIEEE Transactions on Software Engineering, 1995
- Fixed priority pre-emptive scheduling: An historical perspectiveReal-Time Systems, 1995
- Predicting program execution times by analyzing static and dynamic program pathsReal-Time Systems, 1993
- Scheduling Algorithms for Multiprogramming in a Hard-Real-Time EnvironmentJournal of the ACM, 1973