Tighter timing predictions by automatic detection and exploitation of value-dependent constraints
- 20 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- Supporting the specification and analysis of timing constraintsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Bounding loop iterations for timing analysisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Efficient microarchitecture modeling and path analysis for real-time softwarePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Integrating the timing analysis of pipelining and instruction cachingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Integrating path and timing analysis using instruction-level simulation techniquesPublished by Springer Nature ,1998
- Deriving annotations for tight calculation of execution timePublished by Springer Nature ,1997
- Avoiding conditional branches by code replicationPublished by Association for Computing Machinery (ACM) ,1995
- Bounding worst-case instruction cache performancePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1994
- A design environment for addressing architecture and compiler interactionsMicroprocessors and Microsystems, 1991
- A portable global optimizer and linkerPublished by Association for Computing Machinery (ACM) ,1988