Behavioral fault modeling in a VHDL synthesis environment
- 20 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- On the adequacy of deriving hardware test data from the behavioral specificationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Behavioral fault simulation in VHDLPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- High-level test generation using physically-induced faultsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- On behavior fault modeling for digital designsJournal of Electronic Testing, 1991
- Fault and error models for VLSIProceedings of the IEEE, 1986
- Testing for faults in combinational cellular logic arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1967