High-level test generation using physically-induced faults

This publication has 12 references indexed in Scilit:

• Minimal Test Sets for Combinational Circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• Generalization of independent faults for transition faults
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• A signal-driven discrete relaxation technique for architectural level test generation
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A framework and method for hierarchical test generation
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
• Hierarchical test generation using precomputed tests for modules
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
• Test counting: a tool for VLSI testing
  IEEE Design & Test of Computers, 1989
• Inductive Fault Analysis of MOS Integrated Circuits
  IEEE Design & Test of Computers, 1985
• Error-Correcting Codes for Semiconductor Memory Applications: A State-of-the-Art Review
  IBM Journal of Research and Development, 1984
• Test Generation Algorithms for Computer Hardware Description Languages
  IEEE Transactions on Computers, 1982
• Test Generation for Microprocessors
  IEEE Transactions on Computers, 1980